

Search Results -

Terms	Documents	
L2 and (network same port)	1	

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database

US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Recall Text <

Search:

L3		E R	efine Search
	MACOUS CONTRACTOR OF THE PROPERTY OF THE PROPE	7	

Text Clear

Interrupt

Search History

DATE: Friday, June 25, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=U	SPT, USOC; PLUR=YES; OP=OR		
<u>L3</u>	L2 and (network same port)	1	<u>L3</u>
<u>L2</u>	L1 and ((storage or memory) near5 serial\$2)	15	<u>L2</u>
<u>L1</u>	((high adj1 speed) near5 bus) near10 (chipset or chip or IC or (integrtaed adj1 circuit))	204	<u>L1</u>

Refine Search

Search Results -

Terms	Documents
L3	0

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database

US OCR Full-Text Database

Database:

EPO Abstracts Database JPO Abstracts Database


Derwent World Patents Index

IBM Technical Disclosure Bulletins


Search:

L5		
		Refi
	Y	

Refine Search







Search History

DATE: Friday, June 25, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	<u>Set</u> <u>Name</u> result set
DB=E	SPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L5</u>	L3	0	<u>L5</u>
<u>L4</u>	L3	0	<u>L4</u>
DB=U	JSPT, USOC; PLUR=YES; OP=OR		
<u>L3</u>	L2 and (network same port)	1	<u>L3</u>
<u>L2</u>	L1 and ((storage or memory) near5 serial\$2)	15	<u>L2</u>
<u>L1</u>	((high adj1 speed) near5 bus) near10 (chipset or chip or IC or (integrtaed adj1 circuit))	204	<u>L1</u>

Refine Search


Search Results -

Terms	Documents
L2 same (high adj1 speed adj1 bus)	52

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

Database:



Search History

DATE: Friday, June 25, 2004 Printable Copy Create Case

Set Nam side by sid	-	Hit Count	Set Name result set
DB=U	SPT, USOC; PLUR=YES; OP=OR		
<u>L3</u>	L2 same (high adj1 speed adj1 bus)	52	<u>L3</u>
<u>L2</u>	(high adj1 speed) same (storage or memory) same serial\$2	5624	<u>L2</u>
DB=U	SPT; PLUR=YES; OP=OR		
<u>L1</u>	5970069.pn. and (serial\$2 near5 (disk or memory))	1	<u>L1</u>

Refine Search

Search Results -

Terms	Documents
L3	0

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins


Search:




Search History

DATE: Friday, June 25, 2004 Printable Copy Create Case

Set Name Query side by side	Hit Count Set Name result set	
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L4</u> L3	0	<u>L4</u>
DB=USPT,USOC; PLUR=YES; OP=OR		
<u>L3</u> L2 same (high adj1 speed adj1 bus)	52	<u>L3</u>
<u>L2</u> (high adj1 speed) same (storage or memory) same serial\$2	5624	<u>L2</u>
DB=USPT; PLUR=YES; OP=OR		
L1 5970069.pn. and (serial\$2 near5 (disk or memory))	1	<u>L1</u>





IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

Welcome **United States Patent and Trademark Office**



Ε	3	Xplore®

Help FAQ Terms IEEE Peer Review

Quick Links

 ∇

Welcome to IEEE Xplores

O- Home

— What Can I Access?

()- Log-out

Tables of Contents

— Journals & Magazines

)- Conference **Proceedings**

()- Standards

Search

O- By Author

O- Basic

— Advanced

Member Services

()- Join IEEE

)- Establish IEEE Web Account

()- Access the **IEEE Member Digital Library**

Print Format

Your search matched 4 of 1046194 documents.

A maximum of 500 results are displayed, 15 to a page, sorted by Relevance Descending order.

Refine This Search:

You may refine your search by editing the current search expression or enteri new one in the text box.

(high speed) and bus <and>control* and port and (st

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

Beam position monitor data acquisition for the Advanced Photon So Lenkszus, F.R.; Kahana, E.; Votaw, A.J.; Decker, G.A.; Youngjoo Chung; Ciar D.J.; Laird, R.J.;

Particle Accelerator Conference, 1993., Proceedings of the 1993, 17-20 May Pages: 1814 - 1816 vol. 3

[Abstract] [PDF Full-Text (280 KB)] IEEE CNF

2 A low cost, high speed portable communications device: a case stuc using IDT RV4640 microprocessor & IDT77903 ATM card

Kakkar, S.; Hussain, A.B.;

Compcon '97. Proceedings, IEEE, 23-26 Feb. 1997

Pages:172

[Abstract] [PDF Full-Text (32 KB)] IEEE CNF

3 Flow control in a high-speed bus-based ATM switching hub

Song Chong; Ramesh Nagarajan; Yung-Terng Wang;

Broadband Switching Systems, 1997. Proceedings. 2nd IEEE International

Workshop on , 2-4 Dec. 1997

Pages:137 - 147

[Abstract] [PDF Full-Text (1012 KB)] **IEEE CNF**

4 The GIGAswitch control processor

Walsh, R.J.; Ozveren, C.M.;

Network, IEEE, Volume: 9, Issue: 1, Jan.-Feb. 1995

е

Pages:36 - 43

[Abstract] [PDF Full-Text (712 KB)]

е

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE --- All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs



IEEE Xplore®

Welcome United States Patent and Trademark Office



•	RECEASE 1.7	
Help FAQ Terms IEE	EE Peer Review Quick Links	≫ Se.
Welcome to IEEE Xplore*	·	
O- Home O- What Can I Access?	Your search matched 1 of A maximum of 500 result Descending order.	f 1046194 documents. is are displayed, 15 to a page, sorted by Relevance
O- Log-out	Refine This Search:	
Tables of Contents	You may refine your search new one in the text box.	ch by editing the current search expression or enteri
O- Journals & Magazines	(high speed) and bus <and>o</and>	control* and port and se
Conference Proceedings	☐ Check to search within	this result set
O- Standards	Results Key: JNL = Journal or Magazin	e CNF = Conference STD = Standard
Search		
O- By Author O- Basic O- Advanced	Barbour, A.E.; Alhayek, I. Circuits and Systems, 198	d circular queue structure ; 39., Proceedings of the 32nd Midwest Symposium or
Member Services	16 Aug. 1989 Pages:1089 - 1092 vol.2	
O- Join IEEE O- Establish IEEE Web Account	[Abstract] [PDF Full-Tex	kt (320 KB)] IEEE CNF
O- Access the IEEE Member Digital Library		

Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

I REE X plore®

1 Million Documents
1 Million Users

» ABSTRACT PLUS

United States Patent and Trademark Office

Welcome

elp FAQ Terms IE

Welcome to IEEE Xplare*

Terms IEEE Peer Review Q

Quick Links

[PDF FULL-TEXT 32 KB]

PREV

NEXT DOWNLOAD CITATION

O- Home
Search Results
O- What Can
I Access?
Request Pe

C Log-out Tables of Contents

- Journals & Magazines
 Conference
 Proceedings
- O Standards

Search

- O By Author
 Basic
- Advanced

Member Services

- Stablish IEEE
 Web Account
- Access the IEEE Member Digital Library

Print Format

eee

e eee

Q

Э

Ch h

Э

3

7

₹

ດ ກ

PP

Request Permissions
RIGHTS LINKA

ATM card case study using IDT RV4640 microprocessor & IDT77903 A low cost, high speed portable communications device: a

Kakkar, S. Hussain, A.B.

Integrated Device Technol. Inc., Santa Clara, CA, USA; This paper appears in: Compcon '97. Proceedings, IEEE

Meeting Date: 02/23/1997 - 02/26/1997

Publication Date: 23-26 Feb. 1997

Location: San Jose, CA USA On page(s): 172

Reference Cited: 0

Number of Pages: xvi+342

Inspec Accession Number: 5552892

Abstract:

and high speed communications device powered by IDT's RV4640 as its processing Summary form only given, as follows. We present a design for a low cost but powerful affordable 64 bit RISC processor that executes 175 dhrystone MIPS at 133 MHz. The terminal, a personal digital assistant or as a video phone. The RV4640 is a very ATM NIC. The device could be used as a two way pager, a set-top box, an Internet engine. The device can achieve very high speed, thanks to the PCI bus compatible IDT

easily implementable network interface will make highspeed videoconferencing and multimedia applications bus interface and it costs less than \$100 (US). Integrating this card into our device as a memory control. The IDT77903 ATM card is a full duplexed 25 Mbps NIC with a PCI RV4640 can be connected to a System Interface Chip which will provide I/O and

Index Terms:

engine set-top box two way pager video phone 64 bit RISC processor IDT RV4640 microprocessor IDT77903 ATM card Internet terminal PCI add-on boards mobile communication multimedia systems network interfaces portable memory control multimedia applications network interface 25 Mbps NIC highspeed videoconferencing low cost high speed portable communications device bus compatible IDT ATM NIC PCI bus interface System Interface Chip case study full duplexed computers reduced instruction set computing system buses teleconferencing videotelephony personal digital assistant processing

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time

Search Results [PDF FULL-TEXT 32 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

캏

7

7

P

7

search Abstract

IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE

◎IEEE

Page 1 of 2

Membership Publications/Services Standards Conferences Careers/Jobs Welcome

United States Patent and Trademark Office

» ABSTRACT PLUS ...d Growing 1 Million Documents 1 Million Users IEEE Xplore®

Welcome to IEEE Xplores) Home

Search Results

[PDF FULL-TEXT 1012 KB]

PREV

NEXT

DOWNLOAD CITATION

Help

FÃO

Terms

IEEE Peer Review

Quick Links

Ø.

O What Can I Access?

Request Permissions

O Log-out

Tables of Contents

- Journals& Magazines
- Conference **Proceedings**
- Standards

Search

- O Basic By Author
- Advanced

Member Services

- Y Join IEEE
- Stablish IEEE Web Account
- Access the Digital Library IEEE Member

Print Format

Flow control in a high-speed bus-based ATM switching hub

Song Chong Ramesh Nagarajan Yung-Terng Wang

Dept. of Electron. Eng., Sogang Univ., Seoul, South Korea;

IEEE International Workshop on This paper appears in: Broadband Switching Systems, 1997. Proceedings. 2nd

Meeting Date: 12/02/1997 - 12/04/1997

Location: Taiwan China

Publication Date: 2-4 Dec. 1997

On page(s): 137 - 147

Reference Cited: 5

Number of Pages: 187

Inspec Accession Number: 5998256

Abstract:

strategies. Then we consider a third hybrid strategy which combines the strengths of the port buffer and consequently high losses in the switching fabric. Adequate flow control switching. The switching fabric is a dual-bus with slots for diverse port cards that Studies flow control in a high-speed bus-based ATM switching hub for premises mechanisms are necessary. This paper first examines two different flow control fabric speed and the **port** card speed. This can result in buffer overflows at the receiving interface to the external world. There can be a significant discrepancy in the switching

5

P.

C ന

strategy is the recommended choice for flow control in the setting of interest controlled in this scheme. Finally, in a hybrid strategy, we combine physical and logical and hence cannot overwhelm the lower-rate streams. However, loss is not easily control, streams are implicitly selected based on their rates and shut down. This scheme some circumstances starve lower-rate streams. In a second strategy, logical flow down till the congestion is cleared. This scheme has the advantage that loss is severely destined to a receiver with buffer problems such as high occupancy and loss are shut when the logical control is unable to limit the buffer occupancy and loss. This hybrid flow control with logical control activated first and physical control activated later has the advantage that the higher-rate streams will eventually be shut down more often first two strategies. In the first flow control scheme, physical flow control, all streams limited but has the disadvantage that high-rate streams arriving at this buffer can in

Index Terms:

switching hub asynchronous transfer mode buffer storage telecommunication congestion control buffer overflows congestion dual-bus flow control high-rate streams high-speed bus-based ATM flow control port card speed hybrid strategy logical flow control losses low-rate streams occupancy physical premises switching receiving port buffer switching fabric speed

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 1012 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

 \Box

be

c e

be

First Hit Fwd Refs



L3: Entry 6 of 7 File: USPT Jul 8, 1997

DOCUMENT-IDENTIFIER: US 5646651 A

TITLE: Block mode, multiple access multi-media/graphics memory

Abstract Text (1):

The integration of Video and Graphics Rasterization along with associated functional blocks provides a balanced MultiMedia/Graphics solution to the technology/bandwidth problem of today's higher density memories. Video rasterization, graphic rasterization, and window identifier functionality are contained on the same chip, fast Random Access Memory for each is provided for each, and the wide bus and high speed accesses to within the chip are shared and contained. The problem is therefore solved in a manner beneficial to both rasterization and video components of Multi-Media and Graphics. Window identification and control functions are added into the memory module, thus permitting both video and graphics rasterization functionality to be closely coupled to an independent high speed SRAM within the Memory Module, and thus applying the full internal wide bus bandwidth of the Frame Buffer memory to both real time video Multi-Media and graphics rasterization functions.

Detailed Description Text (4):

The Rasterizer 200 also contains a smaller FIFO as small as 64 bits to buffer graphic data while the Graphic SRAM 210 is not available. The Arbiter/Controller 290 synchronizes and schedules the accesses of the separate memory components (the video SRAM 250 and WIDs, the graphic SRAM 210 and WIDs, the Serial Access Memory 260, and the Frame buffer 220) for video, rasterization, and screen refresh operations.

Detailed Description Text (5):


This scheduler function is key to balancing the loads and making the most of the high bandwidth interface to memory within the MGRAM for the combined video/graphics functionality. Since video frames are generally sequential through memory, the writing of one video block and reading of the adjacent video block (and associated WIDs) may be accomplished within one memory access. If the Video I/F 240 needs to update a block that is currently being updated in the Graphic SRAM 210, it is the Arbiter/Controller 290 that causes the Rasterizer 200 functions to suspend while that block is sent through the multiplexer 230 to the Video SRAM 250 for video update. The modified block is then redirected back to the Graphic SRAM 210 and the Rasterizer function is restarted. The Arbitor/Controller 290 also controls routine Frame Buffer/WID memory 220 refresh cycles and data transfer to the SAM 260 port.

Detailed Description Text (9):

The SAM 260 is the <u>Serial Access Memory</u> that provides the serialization function between the Frame Buffer 220 and the Palette portion of the Palette/VMUX/WIX 270. The SAM 260 converts parallel data from the frame buffer 220 to a serial stream of 4 pixels width. The WIX portion of the Palette/VMUX/WIX 270 provides a programmable Window Identifier index function that allows the programming and lookup of the WID bit's meaning.

<u>Detailed Description Text</u> (22):

The integration of Video and Graphics Rasterization along with associated functional blocks as described herein, provides a balanced Multi-Media/Graphics



Detailed Description Text (24):

In summary, the MGRAM provides for Video Interface through a Video Transfer Channel (VTC) to a high speed static memory, graphics interface through a processor bus and graphics rasterization primitives to a separate high speed static memory, and wide bus interface to the Frame buffer and Serial Access Memory (SAM) all of which are contained within the MGRAM module. The unique combination of video, rasterizer, Video SRAM, and Window Identifiers (WID) to identify the individual types of pixels, solves the technology/bandwidth problem in a manner allowing both video and graphics to share the high bandwidth Frame Buffer co-operatively.

CLAIMS:

- 1. A multi-media/graphics random access memory module integrated on a single chip comprising:
- a video interface connected to input pins for receiving data from a video transfer channel;
- a video static random access memory connected to said video interface to store data received from the video transfer channel;
- a rasterizer connected to input pins for receiving data from a processor bus;
- a graphic static random access memory connected to said rasterizer to store data received from the processor bus, said video and graphic static random access memories allowing for concurrent updating of both video and graphics;
- a frame buffer for storing data to be displayed;
- a palette providing a table lookup function for generating multi-bit color outputs;
- a serial access memory to serialize data from the frame buffer to the palette;
- a wide bus interface between the frame buffer and $\underline{\text{serial access memory}}$ and the video and graphic static random access memories; and
- a multiplexer connected to the video and graphic static random access memories for providing a multiplexing function to match a data width of the video static random access memory to the serial access memory and a data width of the graphic static random access memory to the frame buffer allowing multi-media sharing of the internal bandwidth of the module.

First Hit Fwd Refs

Generate Collection Print

L3: Entry 6 of 7

File: USPT

Jul 8, 1997

US-PAT-NO: 5646651

DOCUMENT-IDENTIFIER: US 5646651 A

TITLE: Block mode, multiple access multi-media/graphics memory

DATE-ISSUED: July 8, 1997

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Spannaus; John Austin TX 78733 MacInnis; Alexander G. San Carlos CA 94070

APPL-NO: 08/ 355875 [PALM]
DATE FILED: December 14, 1994

INT-CL: [06] G09 G 5/00

US-CL-ISSUED: 345/185; 345/201

US-CL-CURRENT: 345/519; 345/536, 345/546

FIELD-OF-SEARCH: 345/185, 345/113-120, 345/201, 345/198, 395/162-166, 395/148, 395/154, 395/157, 395/158, 395/340, 395/343, 395/501, 395/508, 395/806, 348/552,

348/564-567

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected	Search ALL	Clear
-----------------	------------	-------

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5392396	February 1995	MacInnis	395/164
5402147	March 1995	Chen et al.	345/115
5438663	August 1995	Matsumoto et al.	395/162

OTHER PUBLICATIONS

Bradley, et al., "User Interface for Adjusting Video Source Area", IBM Technical Disclosure Bulletin, V36 N09A, dtd Sep. 1993, pp. 449-452.
MacInnis, "Tear-Free Updates of Video and Graphics", IBM Technical Disclosure Bulletin, V36 N09A, dtd Sep. 1993, pp. 341-342.

MacInnis, "Clipping and Overlay of Multiple Sources of Video and Graphics in Display Windows", IBM Technical Disclosure Bulletin, V36 N09A, dtd Sep. 1993, pp. 105-106.

Chen, et al., "Input Locking for an Integrated (Single) Frame Buffer", IBM Technical Disclosure Bulletin, V36 N07, dtd Jul. 1993, pp. 539-540. Pascoe, "Manual Multiple Source Selection in Computer-Assisted Video Conference", IBM Technical Disclosure Bulletin, V34 N7A, dtd Dec. 1991, pp. 380-381. Bealkowski, et al. "Prioritizing Video Pixel Selection", IBM Technical Disclosure Bulletin, V32 N11, dtd Apr. 1990, pp. 195-198.

ART-UNIT: 245

PRIMARY-EXAMINER: Powell; Mark R.

ASSISTANT-EXAMINER: Loui; Martin

ATTY-AGENT-FIRM: Whitham, Curtis, Whitham & McGinn Emile; Volel

ABSTRACT:

The integration of Video and Graphics Rasterization along with associated functional blocks provides a balanced MultiMedia/Graphics solution to the technology/bandwidth problem of today's higher density memories. Video rasterization, graphic rasterization, and window identifier functionality are contained on the same chip, fast Random Access Memory for each is provided for each, and the wide bus and high speed accesses to within the chip are shared and contained. The problem is therefore solved in a manner beneficial to both rasterization and video components of Multi-Media and Graphics. Window identification and control functions are added into the memory module, thus permitting both video and graphics rasterization functionality to be closely coupled to an independent high speed SRAM within the Memory Module, and thus applying the full internal wide bus bandwidth of the Frame Buffer memory to both real time video Multi-Media and graphics rasterization functions.

5 Claims, 2 Drawing figures

First Hit Fwd Refs End of Result Set

Generate Collection Print

L3: Entry 7 of 7 File: USPT May 14, 1996

DOCUMENT-IDENTIFIER: US 5517626 A

TITLE: Open high speed bus for microcomputer system

Brief Summary Text (9):

Provided is an "Advanced Chip Interconnect" (ACI) bus, which is an open, high-speed local system bus. Decoupled from the I/O, ACI provides a consistent interface to the CPU subsystem, memory subsystem, graphics subsystem and peripheral subsystem.

Detailed Description Text (111):

CPU.sub.-- RESET is a processor only reset initiated under software control. The sources for CPU.sub.-- RESET are the keyboard controller and in the case of MCA System Control Port A. CPU.sub.-- RESET is also asserted on detection of the 386/486 special cycle shutdown. The cache controller will provide a method to mask the bus CPU.sub.-- Reset and also provide a register for a private version of CPU reset.

<u>Detailed Description Text</u> (332):

This <u>Control Register contains the content of ports</u> 22h and 23h, the device.sub.—id that the processor master is interrogating. When the processor accesses port 27h for read or write, the device which compares the DR successfully with DIDR will process the data. In case the index register points to any phantom CSRs, the selected chip, will be required to respond with SRDY# and send garbage data with proper parity to the processor. The processor can test CSR existence by first writing followed by reading the CSR location. If the contents don't match, then the CSR does not exist.

<u>Detailed Description Text (344):</u>


Bit 0 This Control Register indicates if I/O programming via ports 22h, 23h, 26h and 27h is enabled. This feature is added to allow these ports to be ignored for compatibility if there exists an I/O conflict. This bit defaults to 0. Once this bit is set all accesses to ports 23h, 24h, 26h and 27h are ignored. The only way to restore access to ports is to reset the chips.

Detailed Description Text (350):

Bit 1 Alternate A20 Gate. This bit is logically ORed with the keyboard controller A20 gate and in the case of an MCA machine also logically ORed with system control port A. Setting this bit to 1 enables address A20 to operate normally. When this bit, keyboard controller and system control port A's A20 are all 0, A20 is disabled from the processor and set to 0. This bit defaults to 0.

Detailed Description Text (390):

For ISA machines the configuration information is stored in an extended CMOS RAM. This RAM is similar to the MCA CMOS RAM, using the same addressing technique, ports 74h-76h. Access to the extended CMOS RAM is controlled through a CSR bit, which can enable/disable the CMOS RAM. This is to provide protection for the CMOS RAM area and ISA compatibility for normal port 70h-71h aliasing. As an lower cost alternative to the CMOS RAM almost any other non-volatile memory device can be used. One example is a serial non-volatile memory device requiring a clock and



Detailed Description Text (572):

These two <u>Control Registers contain the content of port</u> 22h and 25h, the device.sub.-- id that the processor master is interrogating. When the processor accesses port 27h for read or write, the device which compares the DR successfully with DIDR will respond with SRDY# and process the data. In case the index register points to any phantom CSRs, the selected chip, the memory controller in this case, will be required to respond with SRDY# and send garbage data with proper parity to the processor. The processor can test CSR existence by first writing followed by reading the CSR location. If the contents don't match, then the CSR does not exist.

Detailed Description Text (636):

2.6.3.4.4 SCPB, System Control Port B (index 53h, port 61h)

Detailed Description Text (637):

This <u>Control Register mimics the port</u> 61h contents for compatibility. It is a passive <u>port in the Memory Controller</u>. The same <u>port (master) appears in PIC, the Peripheral Interface Controller</u>.

<u>Detailed Description Text</u> (1354):

The 86C150 Peripheral Interface Controller (PIC) provides support for the standard I/O devices in PC/AT and PS/2 compatible systems. The 86C150 integrates two "8259A" equivalent programmable interrupt controllers, one 8254 compatible timer, a watchdog timer, a parallel port, two serial ports, two system control registers, a card setup port and variety of system status/control ports and functions. Address decodes are also provided for floppy disk controller, keyboard controller, the real-time clock and 2K configuration RAM.

Detailed Description Text (1360):

The PIC integrates two "8259A" equivalent programmable interrupt controllers which support 15 level of interrupts and three timers for system (timer 0), audio tone generation (timer 2) and watchdog function (timer 3, for PS/2 only). The parallel port is compatible with PC/AT and additionally it also supports Micro Channel Architecture compatible "extended mode" which is bi-directional data transfers. Two "16550-equiv" serial port controllers are also integrated. The PIC also integrates the card setup port (96H) which select one of 8 adapter cards within the system, and system control port A(92H) port B(61H) for the control/status information of the system. Address decodes are provided for variety of system board resident I/O devices including floppy disk controller, keyboard controller, the real-time clock and 2K SRAM.

Detailed Description Text (1415):

GATE2 is controlled by bit 0 of port hex 061. Setting this bit causes GATE2 to go high.

Detailed Description Text (1427):

The system treats the programmable interval timer as an arrangement of five external I/O ports. Three ports are treated as count registers and two are control registers for mode programming. Counters are programmed by writing a control word and then an initial count. The count must follow the count format specified in the control word.

Detailed Description Text (1430):

Before accessing port 0040h, port 0043 must be programmed with the appropriate control word followed by an initial count value to port 0040h.

Detailed Description Text (1432):

h e b b cg b cc e

Before accessing port 0042h, port 0043h must be programmed with the appropriate control word, followed by an initial count value to port 0042h.

Detailed Description Text (1433):

Port Hex 0043--Control Byte--Channel 0 or 2

Detailed Description Text (1435):

Before accessing port 0044h, port 0047 must be programmed with the appropriate control word, following by an initial count value to port 0044h.

Detailed Description Text (1446):

In the extended mode, a write operation to this <u>port latches the data but it is</u> <u>only presented to the connector pins if the direction bit was set to Write in the parallel control port</u>. A read operation in the extended mode produces either:

Detailed Description Text (1447):

1) The data previously written if the direction bit in the parallel $\underline{\text{control port}}$ is set to Write.

Detailed Description Text (1451): 2.4.6 PARALLEL PORT CONTROL PORT

Detailed Description Text (1452):

The parallel <u>control port</u> is a read or write port. A write operation to this port latches the six least-significant data bits of the bus. The sixth bit corresponds to the direction control bit and is only applicable in the extended mode. The remaining five bits are compatible with previous implementations as shown in the following figure. A read operation to the parallel <u>control port</u> presents the system microprocessor the data that was last written to it, with the exception of the write-only direction bit.

Detailed Description Text (1453):

2.5 SYSTEM CONTROL PORT A AND PORT B

<u>Detailed Description Text</u> (1455):

2.5.1 SYSTEM CONTROL REGISTER A; PORT 0092H

Detailed Description Text (1457):

2.5.2 SYSTEM CONTROL REGISTER B; PORT 0061H

<u>Detailed Description Text</u> (1460):

The integrated I/O functions of the system board use POS information during the setup procedure. The diskette drive <u>controller</u>, <u>serial port</u>, and parallel port are treated as a single device. Although the VGA is an integrated part of the system board, POS treats it as a separate device. The Setup Enable register is used to place the system board or the video subsystem into setup.

<u>Detailed Description Text</u> (1463):

2.6.2 SYSTEM BOARD I/O PORT CONTROL (POS 0102H)

<u>Detailed Description Text</u> (1464):

When bit 7 of the Setup Enable Register is set to 0, the diskette drive <u>controller</u>, <u>serial and parallel interfaces are controlled by a bit pattern written to port</u> 0102H, the System Board I/O byte.

Detailed Description Text (1471):

2.7.2 MEMORY CONTROL REGISTER (PORT 0103H)

<u>Detailed</u> Description Text (1472):

The port at address 0103H controls the refresh rate to the memory and enables the

h e b b cg b cc e

system board RAM memory. To access this register, I/O address 0096H bit 3 must be set to 0 to avoid sending a `setup` signal to one of the channel connectors. Also, I/O address 0094H bit 7 must be set to 0, causing the system board to accept setup cycles. After accessing the Memory Control Register, I/O address 0094H, bit 7 must be set to 1. The register is accessed using I/O address 0103H and is Write-Only.

Detailed Description Text (1475):

The serial port controller provides the following functions:

Detailed Description Text (1496):

The PIC integrates two serial ports into the chip. It is configured and enabled by ESR: 1 (extended setup register 1). In IBM mode, only one serial port is selected. The selection of either port is determined by the bit 7 of the system board setup enable register (Hex 0094) and bit 3 of the system board I/O byte (Hex 0102). When bit 7 of the setup enable register is set to 0, the serial port is controlled by bit 3 of the system board I/O byte. A 1 in bit 3 sets the serial port as serial 1, and a 0 sets it as serial 2. When configured as serial 1, the I/O address is at 03F8-03FF Hex. As serial 2, the port is at address 02F8-02FF Hex.

Detailed Description Paragraph Table (9):
bit 7:4 IBM reserved, defaults 1110 bit 3
ENSPLIT, split, default 0 0 split enabled, relocations mapped by Split Address
Register 1 split disabled bit 2 SIZ640, base memory, default 0 0 split at 640 K,
(type 3 & 4 machines only support split at 640K) 1 split at 512 K bit 1 ROMEN, BIOS
shadow, defaults 1 0 E & F segment in DRAM read from DRAM, write to channel 1 E & F
segment in ROM read from ROM, write to RAM bit O ENPRPCH, parity enable, defaults 1
O memory parity enable 1 memory parity disabled, (for compatibility with other
systems, enabling and disabling of parity checking should be done through system
control port B at port 61h)
Detailed Description Paragraph Table (80):
Port Hex 0047 - Control Byte - Channel 3
This is write only register. The bit definitions are as follow: Counter Control Bit
Assignments Port 47 Hex Bits Label Function
7, 6 SC1, SC0 Counter Select 0 0 Select
Counter 3 0 1 Reserved 1 0 Reserved 1 1 Reserved
5, 4 RW1, RW0 Byte Select

0 0 Counter Latch Command 0 1 Read/Write

Detailed Description Paragraph Table (95):

Binary count only

_ Address Device 0000-001F DMA Controller 0020, 0021 Interrupt Controller 1, 8259AA 0040, 0042, 0043, 0044, 0047 System Timers 0060 Keyboard Auxiliary Device 0061 System Control Port B 0064 Keyboard Auxiliary Device 0070, 0071 RT/CMOS and NMI Mask 0074, 0075, 0076 Reserved 0081, 0082, 0083, 0087 DMA Page Register (0-3) 0089, 008A, 008B, 008F DMA Page Register (4-7) 0090 Central Arb. Control Port 0091 Car Select Feedback 0092 System Control Port A 0093 Reserved 0094 System Board Setup 0096, 0097 POS, Channel Connector Select 00A0, 00A1 Interrupt Controller 2, 8259AA 00F0-00FF Math Coprocessor 0100-0107 Programmable Option Select 0278-027B Parallel Port 3 02F8-02FF serial port 2 (RS-232-C) 0378-037B Parallel Port 2 03BC-03BF Parallel Port 1 03B4, 03B5, 03BA, 03C0-03C5 Video Subsystem 03CE, 03CF, 03D4, 03D5, 03DA Video Subsystem 03C6-03C9 Video DAC 03F0-03F7 Diskette Drive Controller 03F8-03FF Serial Port 1 (RS-232-C)

Counter Bits 0-7 only 1 0 Reserved 1 1 Reserved 3, 2, 1, 0 Must be = 0 Mode 0 and

					
Detailed Description Paragraph Table	(97):				
	Address Desci	ription			
	Programmable	Interrupt	Controller	0020	ICW1,

OCW2, OCW3 (Write) PIC#1 0020 IRR, ISR/Interrupt level (Read) PIC#1 0021 ICW2, ICW3, ICW4, OCW1 (Write) PIC#1 0021 IMR (Read) PIC #1 00A0 ICW1, OCW2, OCW3 (Write) PIC#2 00A0 IRR, ISR/Interrupt level (Read) PIC#2 00A1 ICW2, ICW3, ICW4, OCW1 (Write) PIC#2 00Al IMR (Read) PIC #2 Programmable Timer/Counter 0040 Counter#0 (Read/Write) 0042 Counter#2 (Read/Write) 0043 Control word for counters #0 & #2 (write) 0044 Counter#3 (Read/Write) 0047 Control word for counters #3 (write) Keybord/Auxiliary Device Controller 0060 8042 Keyboard Controller data port (Read/Write) 0064 8042 Keyboard Controller command/status port (R/W) Real Time Clock (RTC), CMOS RAM Control 0070 RTC/CMOS and NMI Mack (Write) 0071 RTC/CMOS data port (Read/Write) 0074 extended CMOS Ram Address (Write) 0075 extended CMOS Ram Address (Write) 0076 extended CMOS Ram data port (Read/Write) System Control Port 0061 System Control Port B 0092 System Control Port A Micro Channel Control 0090 Central Arbitration register (Read/Write) 0091 Card Selected Feedback 0094 System Board Enable/setup register 0095 Reserved 0096 Adapter Enable/Setup register 0097 Reserved 0100 POS register 0 - System/Adapter ID Byte (LSB) 0101 POS register 1 -System/Adapter ID Byte (MSB) 0102 POS register 2 - Option Select Data Byte 0103 POS register 3 - Option Select Data Byte 2 0104 POS register 4 - Option Select Data Byte 3 0105 POS register 5 - Option Select Data Byte 4 0106 POS register 6 - Subaddress Extension (LSB) 0107 POS register 7 - Sub-address Extension (MSB) Serial I/O Port Bit 7 of Line Control Reg. F8 Transmitter Holding register (W) 0 03F8 Receiver Buffer register (R) 0 03F8 divisor Latch, Low Byte (R/W) 1 03F9 divisor Latch, High Byte (R/W) 1 03F9 Interrupt Enable Register (R/W) 0 03FA Interrupt Identification Register (R)X 03FA FIFO CONTROL register (W) X 03FB Line Control register (R/W) X 03FC Modem Control Register (R/W) X 03FD Line Status register (R) X 03FE Modem Status register (R) X 03FF Scratch Register (R/W) X Secondary Serial Port Bit 7 of Line Control Reg. 02F8 Transmitter Holding register (W) 0 02F8 Receiver Buffer register (R) 0 02F8 divisor Latch, Low Byte (R/W) 1 02F9 divisor Latch, High Byte (R/W) 1 02F9 Interrupt Enable Register (R/W) 0 02FA Interrupt Identification Register (R)X 02FA FIFO CONTROL register (W) X 02FB Line Control register (R/W) X 02FC Modem Control Register (R/W) X 02FD Line Status register (R) X 02FE Modem Status register (R) X 02FF Scratch Register (R/W) X Parallel Port 1: 03BC Data Port (R/W) 03BD Status Port (R) 03BE Control Port (R/W) 03BF Reserved Parallel Port 2: 0378 Data Port (R/W) 0379 Status Port (R) 037A Control Port (R/W) 037B Reserved Parallel Port 3: 0278 Data Port (R/W) 0279 Status Port (R) 027A Control Port (R/W) 027B Reserved Math Coprocessor 00F0 Coprocessor Clear Busy 00F1 Coprocessor Reset VGA Subsystem 03BA Input Status Register 1 (R) Monoch rome Emulation 03BA Feature Control Register (W) Monochrome Emulation 03DA Input Status Register 1 (R) Color Emulation 03DA Feature Control Register (W) Color Emulation 03C2 Miscellaneous Output Register (W) 03C2 Input Status Register (R) 03CC Miscellaneous Output Register (R) 03CA Feature Control Register (R) 03C3 Video Subsystem Enable (R/W) Attribute registers: 03B4 Index register (R/W) Monochrome Emulation 03B5 other CRT Controller register (R/W) Monochrome Emulation D4 Index register (R/W) Color Emulation 03D5 other CRT Controller register (R/W) Color Emulation Sequencer Register 03C4 Address Register (R/W) 03C5 Other Sequencer Registers (R/W) Graphics Registers 03CE Address Register 03CF Other Graphics Registers DAC Registers 03C6 FEL Mask (R/W) 03C7 DAC State Register (R) 03C7 PEL Address (Read Mode) (R/W) 03C8 PEL Address (Write Mode) (R/W) 03C9 PEL Data Register (R/W) Diskette Drive Controller 03F0 Status Register A (R) 03F1 Status Register B (R) 03F2 Digital Output Register (W) 03F3 Reserved 03F4 Diskette Drive Controller Status Register (R) 03F5 Data Register (R/W) 03F6 Reserved 03F7 Digital Input Register (R) Interrupt Assignments Level Function NMI Parity Watchdog Timer Arbitration time-out channel check IRQ0 Timer IRQ1 Keyboard IRQ2 Cascaded IRQ8 Real Time Clock IRQ9 Redirect Cascade IRQ10 Reserved IRQ11 Reserved IRQ12 Mouse IRQ13 Math Coprocessor Exception IRQ14 Fixed Disk IRQ15 Reserved IRQ3 Secondary Serial Port IRQ4 Primary Serial Port IRQ5 Reserved IRQ6 Diskette IRQ7 Parallel Port

First Hit Fwd Refs End of Result Set

Concrete Collection Print

L3: Entry 7 of 7

File: USPT

May 14, 1996

US-PAT-NO: 5517626

DOCUMENT-IDENTIFIER: US 5517626 A

TITLE: Open high speed bus for microcomputer system

DATE-ISSUED: May 14, 1996

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP	CODE	COUNTRY
Archer; Jordan J.	San Jose	CA			
Deora; Ajit J.	San Jose	CA			
Leung; Kent S.	Milpitas	CA			
Peng; Leon	Mountain View	CA			
Schopmeyer; Robert C.	Los Altos	CA			
Scott; David J.	Gilroy	CA		•	
Sharma; Sanjay	Sunnyvale	CA			
Stevens; Virgil	Rounonent	CA			

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE S3, Incorporated Santa Clara CA 02

APPL-NO: 08/ 011449 [PALM] DATE FILED: January 29, 1993

PARENT-CASE:

CROSS-REFERENCE TO RELATED APPLICATIONS This application is a divisional application of U.S. patent application Ser. No. 07/521,042, filed May 7, 1990, entitled "Microcomputer System with Open High Speed Bus", now abandoned.

INT-CL: [06] G06 F 13/00

US-CL-ISSUED: 395/290; 395/306, 395/445, 395/285

US-CL-CURRENT: 710/110; 710/105, 711/118

FIELD-OF-SEARCH: 395/325, 395/725, 395/425, 395/275, 395/290, 395/306, 395/457,

395/445, 395/853, 395/733, 395/735

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4138732	February 1979	Suzuki et al.	395/275
<u>4543628</u>	September 1985	Pomfret	395/275
<u>4594653</u>	June 1986	Iwashita et al.	395/800
<u>4594660</u>	June 1986	Guenthner et al.	395/250
4709329	November 1987	Hecker	395/275
4774659	September 1988	Smith et al.	395/400
<u>4787026</u>	November 1988	Barnes et al.	395/700
<u>4827409</u>	May 1989	Dickson	395/250
<u>4860201</u>	August 1989	Stolfo et al.	395/800
4933845	June 1990	Hayes	395/325
4949252	August 1990	Hauge	371/29.1
5003471	March 1991	Gibson	395/250
5029074	July 1991	Maskas et al.	395/325
5091846	February 1992	Saehs et al.	395/250
5125084	June 1992	Begun et al.	395/375
<u>5168568</u>	December 1992	Thayer et al.	395/725
<u>5191657</u>	March 1993	Ludwig et al.	395/325
<u>5237676</u>	April 1993	Arimilli et al.	395/550
5274780	December 1993	Nakao	395/325

OTHER PUBLICATIONS

Digital Bus Handbook, Joseph DiGiacomo, ed., Chapters 5-7, McGraw-Hill Publishing Company, 1990.

ART-UNIT: 235

PRIMARY-EXAMINER: Auve; Glenn A.

ATTY-AGENT-FIRM: Skjerven, Morrill, MacPherson, Franklin & Friel Klivans; Norman R.

ABSTRACT:

An open high-speed local system bus for a microcomputer system which is decoupled from I/O and provides a consistent interface to the CPU subsystem, memory subsystem, graphics subsystem and peripheral subsystem. The local system bus supports discrete and burst transactions, pipelining in both the transactions, multiple microprocessor and distributed interrupts.

44 Claims, 95 Drawing figures

리민 않

The read channel integrated circuit 103 uses a multiplexer to exchange user data and other data with the disk control integrated circuit 104 over a data bus, such as a high-speed Non-Return to Zero (NRZ) bus. The read channel integrated circuit 103 exchanges the user data with the data bus when the disk device 102 is reading the user data and is not reading the servo data. The read channel integrated circuit 103 exchanges the other data with the data bus when the disk device 102 is reading the servo data and is not reading the user data. Some examples of the other data include servo data, read channel settings, and read channel performance data. The read channel integrated circuit 103 could be adapted from the model # ADRT 1000 supplied by Analog Devices.

Detailed Description Text - DETX (13):

6

FIG. 3 depicts a disk drive system 301 that is known in the art. The disk device 102 contains the user data 211 and the servo data 212. The read channel integrated circuit 303 comprises signal processor 320, configuration registers

US-PAT-NO:

5970069

DOCUMENT-IDENTIFIER:

US 5970069 A

TITLE:

Single chip remote access processor

----- KWIC -----

Drawing Description Text - DRTX (47):

FIGS. 89a-90a are diagrams illustrating PCI port control registers.

Detailed Description Text - DETX (21):


In addition, when the first packet is sent through a particular communication interface, CPU 90 performs a call sequence to setup the desired connection through the corresponding controller. For example, CPU 90 provides SWAN controllers 76a-76d with a telephone number and other data to initiate a call over interface ports 40, 42a and 42b.

Detailed Description Text - DETX (28):

When serial data is received at V.34 Codec interface 44, the data represents a sampling of the analog signal transmitted over a public switched telephone network. The sampling is performed by an external V.34 Codec (not shown) coupled to V.34 Codec interface 44. As in the case where serial data is received at one of the LAN or WAN ports DMA controller 82 collects the serial data and stores the data in local memory, through memory controller 110. Once the data samples have been stored in local memory, CPU 90 retrieves the data samples and demodulates the samples into digital data packets by performing a digital filter and data pump function through the V.34 digital signal processing algorithm. CPU 90 then stores the data packets back into local memory through memory controller 110, and notifies the routing software executed by CPU 90 to look for the packets in local memory. The routing software then retrieves the packets from local memory and determines their destination, as discussed above.

Detailed Description Text - DETX (65):

PCI.sub. -- INTn (PCI Interrupt): RAP asserts PCI.sub. -- INTn when the




디민법

This Control Register contains the content of ports 22h and 23h, the device.sub. -- id that the processor master is interrogating. When the processor accesses port 27h for read or write, the device which compares the DR successfully with DIDR will process the data. In case the index register points to any phantom CSRs, the selected chip, will be required to respond with SRDY# and send garbage data with proper parity to the processor. The processor can test CSR existence by first writing followed by reading the CSR location. If the contents don't match, then the CSR does not exist.

Detailed Description Text - DETX (344):

Bit 0 This Control Register indicates if I/O programming via ports 22h, 23h, 26h and 27h is enabled. This feature is added to allow these ports to be ignored for compatibility if there exists an I/O conflict. This bit defaults



First Hit Fwd Refs End of Result Set


Cenerate Collection Print

L4: Entry 1 of 1 File: USPT Dec 16, 2003

DOCUMENT-IDENTIFIER: US 6665807 B1 TITLE: Information processing apparatus

<u>Detailed Description Text</u> (10):

In FIG. 19, numeral 1901 denotes a processor, 1902 a main memory, and 1903 a ROM. Numeral 1904 denotes a companion chip which is a bus adapter formed by integrating peripheral functions together. Numeral 1905 denotes an I/O device (1) having a network interface function. The I/O device (1) 1905 is a separate device having an interface such as an extension substrate or a connector. Numeral 1906 denotes an I/O device (2) having a radio communication interface function. Numeral 1907 denotes an I/O device (3) having a stored media interface. Numerals 1908 and 1909 denote connectors. Numeral 1910 denotes a radio communication antenna, 1911 a stored media device, 1912 a processor bus, 1913 an I/O bus of the present invention, and 1914 a network such as a LAN. Numeral 1915 denotes an example of the range of components mounted on a mother board (printed-circuit board) of the present information processor. In FIG. 20, numeral 2001 denotes a CPU module, 2002 a CPU core, 2003 a cache <u>memory,</u> 2004 a cache <u>memory</u> controller, 2005 a TLB (translation look aside buffer) for address translation, 2006 a MMU (memory management unit), 2007 an interrupt controller, 2008 a bus controller of an internal peripheral bus, 2009 a real time clock module, 2010 a timer unit module, 2011 a serial communication interface module, 2012 an infrared ray interface module, 2013 an AD (analog/digital) converter module, 2014 a DA (digital/analog) converter module, 2015 a clock pulse generator/watch dog timer module, 2016 a DMA control module, 2017 an external bus interface, 2018 an internal high speed bus, 2019 an internal peripheral bus. In FIG. 21, numeral 2101 denotes a processor bus interface unit, 2102 a serial communication interface module, 2103 an AD/DA converter module, 2104 a liquid crystal controller module, 2105 a PC card interface module, 2106 a USB (universal serial bus) interface module, 2107 a bus protocol converter, and 2108 an I/O bus interface unit. In FIG. 22, numeral 2201 denotes an I/O device connected to an I/O bus of the present invention. Numeral 2202 denotes a clock generator for distributing a clock to modules connected to the processor bus. Numerals 2203 and 2204 denote a module (1) and a module (2) connected to a bus 2211, respectively. Numeral 2005 denotes a clock generator for distributing a clock to modules connected to the bus 2211. Numeral 2206 denotes a clock line for supplying the clock from the clock generator 2202 to the processor 1901. Numeral 2207 denotes a clock line for supplying the clock from the clock generator 2202 to the companion chip 1904. Numerals 2208 and 2209 denote clock lines for supplying the clock from the clock generator 2205 to the module (1) and module (2), respectively. Numeral 2210 denotes a clock line for supplying the clock from the clock generator 2205 to the I/O device 2201. Numeral 2211 denotes a bus for connecting modules beyond the I/O device 2201. Numeral 2212 denotes a data line of a bus of the present invention. Numeral 2213 denotes a source clock line of the bus of the present invention. (In the present embodiment, up and down source clock lines are separated into different clock lines. The source clock line 2213 is an input to the companion chip 1904.) Numeral 2214 denotes a source clock line of the bus of the present invention. (In the present embodiment, up and down source clock lines are separated into the different clock lines. The source clock line 2214 is an output from the companion chip 1904.) Numeral 2215 denotes a bus mastership



First Hit Fwd Refs End of Result Set

☐ Cenerate Collection Print

L4: Entry 1 of 1

File: USPT

Dec 16, 2003

US-PAT-NO: 6665807

DOCUMENT-IDENTIFIER: US 6665807 B1

TITLE: Information processing apparatus

DATE-ISSUED: December 16, 2003

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Kondo; Nobukazu Ebina JP
Noguchi; Koki Tokyo JP
Kawasaki; Ikuya Kodaira JP

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Hitachi, Ltd. Tokyo JP 03

APPL-NO: 09/ 389228 [PALM]
DATE FILED: September 3, 1999

PARENT-CASE:

CROSS-REFERENCE TO RELATED APPLICATION This application relates to U.S. Patent Application Serial No. to be assigned based on Japanese Patent Application No. 10-250710 filed Sep. 4, 1998 entitled "INFORMATION PROCESSING APPARATUS" by N. Kondo et al., the disclosure of which is incorporated herein by reference.

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO APPL-DATE

JP 10-250710 September 4, 1998 JP 11-228241 August 12, 1999

INT-CL: $[07] \underline{G06} \underline{F} \underline{1/12}$

US-CL-ISSUED: 713/400; 370/94, 371/471, 714/731

US-CL-CURRENT: 713/400; 370/236, 714/731

FIELD-OF-SEARCH: 370/94, 714/731, 371/47.1, 713/400

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4654654	March 1987	Butler et al.	340/825.5
4873703	October 1989	Crandall et al.	375/371
4965793	October 1990	Polzin et al.	370/94
5029124	July 1991	Leahy et al.	
5428753	June 1995	Kondo et al.	
<u>5768529</u>	June 1998	Nikel et al.	
<u>5915130</u>	June 1999	Kim	395/888
<u>5919254</u>	July 1999	Pawlowski et al.	
<u>5963609</u>	October 1999	Huang	375/377
6055285	April 2000	Alston	375/372
6145039	November 2000	Ajanovic et al.	
<u>6336159</u>	January 2002	MacWilliams et al.	
6381293	April 2002	Lee et al.	375/377

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO	PUBN-DATE	COUNTRY	US-CL
403058263	July 1990	JP .	

ART-UNIT: 2185

PRIMARY-EXAMINER: Lee; Thomas
ASSISTANT-EXAMINER: Patel; N C

ATTY-AGENT-FIRM: Antonelli, Terry, Stout & Kraus, LLP

ABSTRACT:

A circuit includes a transmission function of transmitting data together with a source clock synchronized to the data to another module, a reception circuit for receiving the data outputted by the module and a source clock synchronized to the data, and a synchronization circuit for connecting the circuit having a transmission function to the reception circuit are formed on a single-chip integrated circuit. Even if the module connected to the bus is changed, i.e., even if the operation clock frequency of the module of the other party is changed, other modules can be used as they are without making any change. The cost needed at the time of system construction can thus be reduced. Furthermore, as for the aspect of performance, only one synchronization circuit is needed. The increase of latency caused by synchronization can also be suppressed to the minimum.

16 Claims, 26 Drawing figures

First Hit Fwd Refs End of Result Set

Generate Collection Print

L3: Entry 1 of 1 File: USPT Oct 19, 1999

DOCUMENT-IDENTIFIER: US 5970069 A

TITLE: Single chip remote access processor

Detailed Description Text (7):

In alternative embodiments, remote access processor 34 can be located within PC 52 or portable PC 53 to provide LAN and WAN <u>port</u> expansion, which allows connectivity to a diverse set of <u>network</u> interfaces. In FIG. 2b, remote access processor 34 is implemented within an edge router 63. LAN interface 36 is coupled to a plurality of PCs 52a-52c over Ethernet <u>network</u> 50, which allows connectivity to WAN 54 over a variety of SWAN interfaces 40, 42 and 44. Edge router 63 can be located in a standalone box, in <u>network</u> server 30 or in any one of the PCs 52a-52c.

Detailed Description Text (8):

FIG. 3 is a block diagram of remote access processor 34. Remote access processor 34 is implemented on a single integrated circuit chip having a plurality of inputs and outputs. In one embodiment, the integrated circuit chip is manufactured with a 3.3 volt, 0.35 micron CMOS fabrication technology and is packaged within a 256 position plastic ball grid array having nominal dimensions of 27 mm.times.27 mm.times.2.1 mm. The communication interfaces include LAN interface 36, PCI interface 38 and SWAN interfaces 40, 42a, 42b and 44. SWAN interface 40 is a multi-protocol SWAN interface. SWAN interfaces 42a and 42b are time division multiplexer (TDM) serial interfaces for supporting two ISDN-BRI networks. SWAN interface 44 is a V.34 coderdecoder (CODEC) interface for coupling to a V.34 CODEC modem. The remaining inputs and outputs of remote access processor 34 include serial peripheral interface (SPI) 55, reference clock input 56, real time clock (RTC) input 57, battery back-up input 58, UART compatible serial I/O port 60, 40 Mhz clock input 62, boundary scan test I/O 64, 32-bit local memory interface 66 and general purpose interrupt/control I/O 70.

<u>Detailed Description Text</u> (16):

Memory controller 110 is coupled between local memory interface 66 and internal transfer bus 86. Memory controller 110 is also coupled to DMA controller and bridge circuit 112. Memory controller 110 is an integrated memory controller for supporting various local peripheral memory devices, such as a 32-bit SDRAM or an 8bit PROM, which may be coupled to local memory interface 66. DMA controller and bridge circuit 112 is coupled between memory controller 110 and PCI interface circuit 114, and has data, address and control buses coupled to internal transfer bus 86. Circuit 112 transfers data packets between PCI interface 114 and local memory, through memory controller 110 and under the control of CPU 90. PCI interface circuit 114 is coupled between PCI interface 38 and internal transfer bus 86. PCI interface 114 is a 33 Mhz, 32-bit (3.3 Volt/5.0 Volt) interface which allows connection to external devices such as a host processor, additional LAN and WAN ports, multiple remote access processors, or network servers, for example. Finally, general purpose interrupt and control circuit 116 is coupled between interrupt and control interface 70 and internal transfer bus 86. In one embodiment, circuit 116 includes twelve programmable, bidirectional pins for serving additional interrupt inputs or control outputs.

Detailed Description Text (28):

When serial data is received at V.34 Codec interface 44, the data represents a sampling of the analog signal transmitted over a public switched telephone network. The sampling is performed by an external V.34 Codec (not shown) coupled to V.34 Codec interface 44. As in the case where serial data is received at one of the LAN or WAN ports DMA controller 82 collects the serial data in serial data samples have been stored in local memory, through memory controller 110. Once the data samples have been stored in local memory, CPU 90 retrieves the data samples and demodulates the samples into digital data packets by performing a digital filter and data pump function through the V.34 digital signal processing algorithm. CPU 90 then stores the data packets back into local memory through memory controller 110, and notifies the routing software executed by CPU 90 to look for the packets in local memory. The routing software then retrieves the packets from local memory and determines their destination, as discussed above.

<u>Detailed Description Text</u> (31):

FIG. 5 is a block diagram of an application of remote access processor 34 according to the configuration shown in FIG. 4c. PCI interface 38 is coupled to PCI bus 150, which is coupled to host processor 152. LAN interface 36 is coupled to an Ethernet physical layer device 154, such as a DP83840VCE PHY device which is available from National Semiconductor Corporation. Isolation transformer circuit 156 is coupled between Ethernet physical layer device 154 and LAN network 158 for communication over LAN network 158. Local memory interface 66 is coupled to local memory bus 160, which is coupled to DRAM 162, flash ROM 164, DS-1/E1 Frame Relay framer 166 and Siemens 2186 ISDN transceiver 168. DRAM 162 and flash ROM 164 form the local memory for storing the software algorithms executed by remote access processor 34 and for storing data packets received from the various communications ports of remote access processor 34.

Detailed Description Text (32):

TDM serial interface port 42a is coupled to ISDN transceiver 168. ISDN front end circuit 170 is coupled between ISDN transceiver 168 and ISDN network 172. Similarly, multi-protocol SWAN interface 40 is coupled to framer 166. A DS-1 CSU/E1 isolation transformer circuit 176 is coupled between framer 166 and SWAN network 178. Flash ROM 164 provides 8-bits of instruction data over local memory bus 160. Remote access processor 34 controls the operation of ISDN transceiver 168 and framer 166 using 8-bit bus 174. In an alternative embodiment, in which a Motorola ISDN transceiver is used, SPI interface 55 provides control for the transceiver.

Detailed Description Text (157):

The RAP's Central Processing Unit (CPU 90) is based upon LSI Logic Corporation's CW4011 MiniRISC.TM. high performance processor core. CW4011 is the G10 implementation of the LSI Logic CW4010 superscalar MIPS processor. A block diagram of CPU 90 is shown in FIG. 9. CPU 90 interfaces to RAP logic via two interfaces. The SC-bus 220 is a 32-bit bus for accessing PCI, Local Memory and RAP internal registers. The On Chip Access (OCA) 222 bus provides high speed access to the SRAM 84 used as shared memory with the DMA Controller 82. In addition to the CW4011 core, CPU 90 provides: direct-mapped or two way set associative instruction cache, direct-mapped or two-way set associative data cache, a writeback buffer for writeback cache mode, reset control and address translation hardware. The RAP Chip and CW4011 core are configured such that all data structures are big endian.

First Hit Fwd Refs End of Result Set

Cenerate Collection Print

L3: Entry 1 of 1

File: USPT

Oct 19, 1999

US-PAT-NO: 5970069

DOCUMENT-IDENTIFIER: US 5970069 A

TITLE: Single chip remote access processor

DATE-ISSUED: October 19, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Kumar; Shailendra San Jose CA

Sonnek; Christopher D. North St. Paul MN

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

LSI Logic Corporation Milpitas CA 02

APPL-NO: 08/ 840575 [PALM]
DATE FILED: April 21, 1997

INT-CL: [06] $\underline{\text{H04}}$ $\underline{\text{L}}$ $\underline{\text{12}}/\underline{\text{28}}$, $\underline{\text{H04}}$ $\underline{\text{J}}$ $\underline{\text{3}}/\underline{\text{16}}$

US-CL-ISSUED: 370/402; 370/401, 370/466 US-CL-CURRENT: <u>370/402</u>; <u>370/401</u>, <u>370/466</u>

FIELD-OF-SEARCH: 370/351, 370/355, 370/357, 370/360, 370/389, 370/401, 370/402,

370/465, 370/466, 370/463, 370/467

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected	Search ALL	Clear
	(

PAT-NO ISSUE-DATE PATENTEE-NAME US-CL

5610910 March 1997 Focsaneanu 370/401

5640399 June 1997 Rostoker 370/402

ART-UNIT: 272

PRIMARY-EXAMINER: Patel; Ajit

ASSISTANT-EXAMINER: Pizarro; Ricardo M.

ATTY-AGENT-FIRM: Westman, Champlin & Kelly, P.A.

ABSTRACT:

A single chip integrated remote access processor circuit has a plurality of communication interface units, including a local area network (LAN) interface unit, a first multi-protocol serial wide area network (SWAN) interface unit, a telephony coder-decoder interface unit and a peripheral component interface (PCI) unit. A data routing control circuit is coupled to the plurality of communication interface units for controlling data transfer between the interface units.

18 Claims, 185 Drawing figures

First Hit Fwd Refs



L3: Entry 40 of 52

File: USPT

Sep 17, 1996

DOCUMENT-IDENTIFIER: US 5556107 A

TITLE: Computer game apparatus for providing independent audio in multiple player

game systems

Detailed Description Text (23):

In operation, a program executed by the CPU 200 utilizes sound data stored in the mass storage device 204 to generate unique independent sounds to each player as provided by the application. The digital input device controller 210 handles the two-way communication of data and sound between the game controllers 214, 216, 218 and 220. Illustrated in FIG. 5 is a representative game controller 214 which includes a serial bus interface circuit 240 coupled over line 242 to the high speed bus 212. A microcontroller 242 is coupled to the serial bus interface 240. The microcontroller 242 may comprise a general purpose microprocessor, or alternatively, may comprise a custom microcontroller. A DAC 246 is coupled to the microcontroller 242 and to headphones 248. Sound data is provided from the sound synthesizer circuit 208 through the digital input device controller 210 and coupled over the high speed bus 212 to the serial bus interface 240. The microcontroller 242 further couples this digitized audio to the DAC 246 which converts the digitized audio into analog signals. A player utilizing the game controller 214 will then hear independent audio intended for, and directed to, that player using the headphones 248.

First Hit Fwd Refs



L3: Entry 34 of 52 File: USPT Sep 1, 1998

DOCUMENT-IDENTIFIER: US 5802069 A

TITLE: Implementing mass storage device functions using host processor memory

<u>Detailed Description Text</u> (2):

The provisional applications incorporated herein by reference provide detailed descriptions of mass storage devices according to preferred embodiments of the present invention. The preferred mass storage devices of the present invention are designed to operate in PC systems that have a high-speed bus called the Intel.RTM. Serial Express.TM. (SE) bus, which is also described in detail in the teachings of the provisional applications. The SE bus provides mass storage devices with direct memory access to host memory.

First Hit Fwd Refs

Generate Collection

File: USPT L3: Entry 34 of 52 Sep 1, 1998

US-PAT-NO: 5802069

DOCUMENT-IDENTIFIER: US 5802069 A

TITLE: Implementing mass storage device functions using host processor memory

DATE-ISSUED: September 1, 1998

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Coulson; Richard Portland OR

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Intel Corporation Santa Clara CA 02

APPL-NO: 08/ 627939 [PALM] DATE FILED: March 28, 1996

INT-CL: $[06] \underline{G06} \underline{F} \underline{11}/\underline{00}$

US-CL-ISSUED: 371/21.1; 395/182.06 US-CL-CURRENT: <u>714/718; 714/8</u>

FIELD-OF-SEARCH: 371/21.1, 395/182.03, 395/182.05, 395/182.06, 395/183.16,

395/183.18, 364/238.3, 364/238.4, 364/236.2, 364/239

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL

PAT-NO ISSUE-DATE PATENTEE-NAME US-CL

<u>5257367</u> October 1993 Goodlander et al. 364/236.2

OTHER PUBLICATIONS

"P1394 IEEE Draft Standard for a High Performance Serial Bus," by IEEE, P1394, D8.Ov2, Jul. 1995, DS3285, pp. 1-384.

ART-UNIT: 243

PRIMARY-EXAMINER: Canney; Vincent P.

ATTY-AGENT-FIRM: Duane, Morris & Heckscher LLP

ABSTRACT:

A computer system comprises a host processor, host memory, and a mass storage device interconnected via a high-speed data bus. An operating system and a driver for the mass storage device are implemented on the host processor. The mass storage device is capable of being connected to the computer system via the data bus, such that a portion of the host memory is allocated for use by the mass storage device; the mass storage device uses the host memory portion for one or more particular mass storage device operations; and the operating system and the driver are unaware of how the mass storage device uses the host memory portion. In a preferred embodiment, the mass storage device requests and the host processor allocates a portion of host memory for exclusive use by the mass storage device to perform such functions as predictive failure analysis, maintenance of deallocated sector lists, and data prefetching.

39 Claims, 5 Drawing figures

First Hit Fwd Refs



L3: Entry 33 of 52 File: USPT Sep 15, 1998

DOCUMENT-IDENTIFIER: US 5809337 A

TITLE: Mass storage devices utilizing high speed serial communications

Detailed Description Text (7):

The low latency, high bandwidth and DMA capabilities of high-speed serial bus 25 further aid real-time processing by microprocessor 22 of computer 20 of the digital signals being transmitted between mass storage device 30 and computer 20. This feature eliminates a need for an on-board, embedded processor for digital signal processing in mass storage device 30, as was known in conventional mass storage devices, such as processor 13 in mass storage device 10 of FIG. 1. Conventional mass storage devices, such as mass storage device 10 coupled to computer 20 through conventional bus 15, require on-board, closely coupled processor, such as processors 13, to process the digital signals in a timely fashion. Since high-speed bus 25 aids real-time signal transmission between mass storage device 30 and computer 20, digital signals may be processed by microprocessor 22 of computer 20 as if it were a closely-coupled processor on-board mass storage device 30. Therefore, digital signals being written to storage medium 31 can be processed by microprocessor 22 of computer 30 first and transmitted over bus 25 in real-time for storage on storage medium 31. Similarly, digital signals being read from storage medium 31 of mass storage device 30 can be sent in real-time over low latency, high-bandwidth bus 25 for real-time processing by microprocessor 22 of computer 20.

First Hit Fwd Refs

Generale Collection Print

L3: Entry 33 of 52 File: USPT Sep 15, 1998

US-PAT-NO: 5809337

DOCUMENT-IDENTIFIER: US 5809337 A

TITLE: Mass storage devices utilizing high speed serial communications

DATE-ISSUED: September 15, 1998

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Hannah; Eric C. Pebble Beach CA Hauck; Jerrold V. Fremont CA Coulson; Richard L. Portland OR

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Intel Corporation Santa Clara CA 02

APPL-NO: 08/ 623759 [PALM]
DATE FILED: March 29, 1996

PARENT-CASE:

CROSS-REFERENCES TO RELATED APPLICATIONS This non-provisional U.S. national application, filed under 35 U.S.C. .sctn.111(a) claims, under 35 U.S.C. .sctn.119 (e)(1), the benefit of the filing date of provisional U.S. applications Nos. 60/006,431, filed under 35 U.S.C. .sctn.111(b) on Nov. 10, 1995; 60/011,320, filed under 35 U.S.C. .sctn.111(b) on Feb. 8, 1996; and 60/013,302, filed under 35 U.S.C. .sctn.111(b) on Mar. 8, 1996, the teachings of all three being incorporated herein by reference.

INT-CL: [06] G06 F 13/00

US-CL-ISSUED: 395/853; 395/872, 395/892, 395/878, 395/888, 395/885, 395/250,

395/880, 711/100

US-CL-CURRENT: 710/33; 710/52, 710/58, 710/60, 710/65, 710/68, 710/72, 711/100

FIELD-OF-SEARCH: 395/250, 395/892, 395/208, 395/883-885, 395/872-879, 395/880-889,

711/106

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

PAT-NO ISSUE-DATE PATENTEE-NAME

US-CL

4124888	November 1978	Washbura	395/828
4344132	August 1982	Dixon et al.	395/250
5359713	October 1994	Moran et al.	395/872
5450548	September 1995	Matsushima	395/250
5594743	January 1997	Park	371/40.1
5621820	April 1997	Rynderman et al.	382/239

OTHER PUBLICATIONS

IEEE Draft Standard for a High Performance Serial Bus, P1394, D8.0v2, Jul. 1995, DS3285. Institute of Electrical and Electronics Engineers, Inc.

ART-UNIT: 272

PRIMARY-EXAMINER: Shin; Christopher B.

ATTY-AGENT-FIRM: Duane, Morris & Heckscher LLP

ABSTRACT:

A mass storage device having a storage medium on which digital signals can be stored. The mass storage device is coupleable to a computer through a high-speed serial bus. The high-speed serial bus has a latency and a signal transmission rate sufficient to enable transmission of digital signals between the mass storage device and the computer without interim storage of the digital signals in a buffer inside the mass storage device. The computer has a processor capable of processing the digital signals and the digital signals may be transmitted between the mass storage device and the computer without processing of the digital signals by a processor in the mass storage device.

16 Claims, 2 Drawing figures

First Hit Fwd Refs End of Result Set

Generate Collection Print

L3: Entry 1 of 1

File: USPT

Oct 19, 1999

DOCUMENT-IDENTIFIER: US 5970069 A

TITLE: Single chip remote access processor

Detailed Description Text (8):

FIG. 3 is a block diagram of remote access processor 34. Remote access processor 34 is implemented on a single integrated circuit chip having a plurality of inputs and outputs. In one embodiment, the integrated circuit chip is manufactured with a 3.3 volt, 0.35 micron CMOS fabrication technology and is packaged within a 256 position plastic ball grid array having nominal dimensions of 27 mm.times.27 mm.times.2.1 mm. The communication interfaces include LAN interface 36, PCI interface 38 and SWAN interfaces 40, 42a, 42b and 44. SWAN interface 40 is a multi-protocol SWAN interface. SWAN interfaces 42a and 42b are time division multiplexer (TDM) serial interfaces for supporting two ISDN-BRI networks. SWAN interface 44 is a V.34 coderdecoder (CODEC) interface for coupling to a V.34 CODEC modem. The remaining inputs and outputs of remote access processor 34 include serial peripheral interface (SPI) 55, reference clock input 56, real time clock (RTC) input 57, battery back-up input 58, UART compatible serial I/O port 60, 40 Mhz clock input 62, boundary scan test I/O 64, 32-bit local memory interface 66 and general purpose interrupt/control I/O 70.